Low Power Techniques for Fast CMOS Buffer Memories
The thesis deals with circuit-level aspects of CMOS buffer SRAMs where the data throughput rate is a more important metric than access time or storage capacity. One aspect is the increased write cycle related power consumption that is the consequence of a high write ratio combined with a long word-length. That is addressed through the invention of a new bit-line operation mode which allows lower