Search results

Filter

Filetype

Your search for "*" yielded 526607 hits

The multi-layered and multilevel use of bibliometric measures in Swedish universities: Isomorphism, translation and strategic choice

In recent years, systems for resource allocation in academic research based on performance indicators have been introduced in many European countries (Hicks, 2012). Today, we are at a point where the use of bibliometrics based indicators for research evaluation and resource allocation more or less permeates academic systems on all levels and across the world. The implementation—and the effects of

Reflections on Process-based Supply Chain Modelling and Analysis

The interest in modelling, analysis and optimisation of supply chain structures has increased in the last decade. Among the reasons are globalisation, a general speed-up of the rate of change in the business environment, the trend towards more outsourcing of activities, and the rapid development in IT. This development has caused more and more people to realise the benefits of supply chain managem

Relations between university teachers’ assessed degree of creativity and productivity and views regarding their organization

A stratified sample of 118 university teachers took part in an investigation in which they assessed their organization on 17 dimensions. Two of the dimensions, creativity and productivity, were regarded as consequences of organizational conditions. Each of two factor analyses carried out, one including gender and the other not, yielded five factors, one of them formed by the dimensions of creativi

VLSI architecture of the soft-output sphere decoder for MIMO systems

Sphere decoders can approach the performance of maximum-likelihood (ML) decoders for MIMO systems with lower complexity. In this paper, VLSI architecture of the modified K-best Schnorr-Euchner (MKSE) sphere decoder is proposed for soft-output MIMO decoding. The MKSE decoder can achieve near-ML performance with higher decoding throughput and lower computational complexity. The proposed VLSI archite