Circuit analysis using monotone+skew splitting
It is shown that the behavior of an m-port circuit of maximal monotone elements can be expressed as a zero of the sum of a maximal monotone operator containing the circuit elements, and a structured skew-symmetric linear operator representing the interconnection structure, together with a linear output transformation. The Condat–Vũ algorithm solves inclusion problems of this form, and may be used
