Test Cost Reduction of 3D Stacked ICs : Test Planning and Test Flow Selection
Ever higher levels of integration within the Integrated Circuit (IC) tomeet progressively widening scope of its application in respect of functionality,size, performance and manufacturing issues inspired developmentof the three-dimensional (3D) Stacked IC as a device havingviable architecture. However, with increased complexity, manufacturingcost increased. The manufacturing cost includes the test