Three-Dimensional Metal-Semiconductor Heterostructures for Device Applications
Fabrication and characterisation of buried metal contacts in compound semiconductors are demonstrated. The contacts have been investigated due to their usage both as gates in transistors and as active or passive elements in novel devices. A detailed description of the processing conditions for fabrication of nm-sized W-structures in a lift-off process is given. These structures have been embedded
