Co-optimization of security and accessibility to on-chip instruments
The semiconductor technology development con- stantly enables integrated circuits (ICs) with more, faster and smaller transistors. While there are many advantages, there are also many and new challenges, for example tighter margins, wear- outs and process variations. To address these challenges, the traditional approach with external test instruments used at man- ufacturing test must be complement
