Enhancing Analysis of Hardware Design Verification Metrics Using Machine Learning & Data Visualization
Closing coverage holes during verification of digital integrated circuits is an iterative process to guarantee all parts are verified before fabrication. The time and manpower it takes to close coverage holes extend with the increasing complexity and size of a digital circuit. In this thesis unsupervised machine learning is used to cluster together related coverage holes, providing aid for a ver